

JAMES C. OTTESON, State Bar No. 157781
jim@agilityiplaw.com

MICHELLE BREIT, State Bar No. 133143
mbreit@agilityiplaw.com

AGILITY IP LAW, LLP
149 Commonwealth Drive
Menlo Park, CA 94025
Telephone: (650) 227-4800
Facsimile: (650) 318-3483

Attorneys for Defendants
TECHNOLOGY PROPERTIES LIMITED and
ALLIACENSE LIMITED

CHARLES T. HOGE, State Bar No. 110696
choge@knlh.com

KIRBY NOONAN LANCE & HOGE
35 Tenth Avenue
San Diego, CA 92101
Telephone: (619) 231-8666
Facsimile: (619) 231-9593

Attorneys for Defendant
PATRIOT SCIENTIFIC CORPORATION

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN FRANCISCO DIVISION

ACER, INC., ACER AMERICA)
CORPORATION and GATEWAY, INC.,)
Plaintiffs,)
v.)

TECHNOLOGY PROPERTIES LIMITED,)
PATRIOT SCIENTIFIC CORPORATION,)
and ALLIACENSE LIMITED,)
Defendants.)

Case No. 3:08-cv-00877 JW

**DEFENDANTS' OPENING CLAIM
CONSTRUCTION BRIEF FOR THE
"TOP TEN" TERMS**

Date: January 27, 2012

Judge: Hon. James Ware

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

HTC CORPORATION and HTC AMERICA, INC.,)	Case No. 3:08-cv-00882 JW
)	
Plaintiffs,)	
)	
v.)	
)	
TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION and ALLIACENSE LIMITED,)	
)	
Defendants.)	
)	

BARCO, N.V.,)	Case No. 3:08-cv-05398 JW
)	
Plaintiffs,)	
)	
v.)	
)	
TECHNOLOGY PROPERTIES LIMITED, PATRIOT SCIENTIFIC CORPORATION and ALLIACENSE LIMITED,)	
)	
Defendants.)	
)	

Table of Contents

1		
2		
3	INTRODUCTION.....	1
4	FACTUAL BACKGROUND	1
5	A. The Inventors – Charles Moore and Russell Fish – Revolutionized Microprocessor	
6	Technology With The Inventions Disclosed in the Asserted Patents.	1
7	B. The Patented Technology.....	2
8	1. The '336 patent.....	2
9	2. The '148 patent.....	3
10	3. The '890 patent.....	3
11	4. The '749 patent.....	3
12	C. The Prior Litigation and Claim Construction Ruling.....	4
13	ARGUMENT	4
14	I. THE LEGAL STANDARDS APPLICABLE TO CLAIM CONSTRUCTION.....	4
15	A. General Principles of Claim Construction.	4
16	B. The Doctrine of “Disavowal,” which Plaintiffs Misapply.	5
17	C. It Is Improper to Import Limitations from the Specification Into the Claims.....	5
18	II. TPL’S CONSTRUCTION OF THE “TOP TEN” DISPUTED TERMS IS CONSISTENT	
19	WITH THE INTRINSIC EVIDENCE AND THE UNDERSTANDING OF ONE OF	
20	ORDINARY SKILL IN THE ART.	6
21	A. The Proper Construction of “Multiple Sequential Instructions” ('749 Patent).....	6
22	B. The Proper Construction of “Separate Direct Memory Access Central Processing Unit”	
23	('890 Patent).....	8
24	C. The Proper Construction of “Instruction Register” ('890 and '749 Patents).	10
25	D. The Proper Construction of “Operates Asynchronously To” ('336 Patent).....	11
26	E. The Proper Construction of “Supply the Multiple Sequential Instructions to Said Central	
27	Processing Unit Integrated Circuit During a Single Memory Cycle” ('749 Patent).	13
28	F. The Proper Construction of “Clocking Said Central Processing Unit” ('336 Patent).	15
	G. The Proper Construction of “Ring Oscillator” ('148, '336, '890, '749 Patents).	16
	H. The Proper Construction of “Providing an Entire Variable Speed Clock Disposed Upon Said	
	Integrated Circuit Substrate” ('336 Patent).	18
	I. The Proper Construction of “Push Down Stack Connected to Said ALU” ('749 Patent).	20

1	J. The Proper Construction of “As a Function of Parameter Variation” (’336 Patent).	22
2	CONCLUSION	24
3		
4		
5		
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		

Table of Authorities

Cases

<i>Burke, Inc. v. Bruno Indep. Living Aids, Inc.</i> , 183 F.3d 1334, 1340 (Fed. Cir. 1999).....	6
<i>Chimie v. PPG Indus., Inc.</i> , 402 F.3d 1371, 1377 (Fed. Cir. 2005).....	22
<i>Cordis Corp. v. Medtronic Ave, Inc.</i> , 511 F.3d 1157, 1177 (Fed Cir. 2008).....	5
<i>Desper Prods., Inc. v. QSound Labs, Inc.</i> , 157 F.3d 1325, 1333 (Fed Cir. 1998).....	5
<i>Interactive Gift Express, Inc. v. Compuserve, Inc.</i> , 256 F.3d 1323, 1331 (Fed. Cir. 2001).....	5
<i>Markman v. Westview Instruments, Inc.</i> , 517 U.S. 370, 372 (1996).....	4
<i>Markman v. Westview Instruments, Inc.</i> , 52 F.3d 967, 979 (Fed. Cir. 1995).....	4
<i>Phillips v. AWH Corp.</i> , 415 F.3d 1303, 1312 (Fed. Cir. 2005).....	4, 5, 7, 16
<i>Salazar v. Procter & Gamble Co.</i> , 414 F.3d 1342, 1347 (Fed. Cir. 2005).....	5
<i>Teleflex, Inc. v. Ficosa N. Am. Corp.</i> , 299 F.3d 1313, 1327 (Fed. Cir. 2002).....	6
<i>Univ. of Pittsburgh of Commonwealth System of Higher Educ. v. Hedrick</i> , 573 F.3d 1290, 1296-97 (Fed. Cir. 2009).....	5
<i>Vitronics Corp. v. Conceptronic, Inc.</i> , 90 F.3d 1576, 1582 (Fed. Cir. 1996).....	4, 5

Table of Abbreviations

1		
2	'148 patent	U.S. Patent No. 6,598,148, entitled "High Performance Microprocessor Having Variable Speed System Clock," issued July 22, 2003 (attached to
3		the Otteson Decl. as Exhibit CC)
4	'336 patent	U.S. Patent No. 5,809,336, entitled "High Performance Microprocessor Having Variable Speed System Clock," issued September 15, 1998
5		(attached to the Otteson Decl. as Exhibit DD)
6	'749 patent	U.S. Patent No. 5,440,749, entitled "High Performance, Low Cost Microprocessor Architecture," issued August 8, 1995 (attached to the
7		Otteson Decl. as Exhibit BB)
8	'890 patent	U.S. Patent No. 5,530,890, entitled "High Performance, Low Cost Microprocessor," issued June 25, 1996 (attached to the Otteson Decl. as
9		Exhibit AA)
10	Alliacense	Declaratory judgment defendant Alliacense Limited
11	Asserted Patents	The '148, '336, '749 and '890 patents
12	Defendants or TPL	Declaratory judgment defendants Technology Properties Limited, Patriot Scientific Corporation and Alliacense Limited (also collectively "TPL")
13	JCCS	Joint Claims Construction Statement, filed November 23, 2011 (<i>Acer</i> Dkt. 307); Exhibits to the JCCS were filed as <i>Acer</i> Dkt. 305
14		
15	Mar Decl.	Declaration of Eugene Mar in Support of Defendants' Opening Claim Construction Brief, filed December 9, 2010 (<i>Acer</i> Dkt. No. 213)
16		
17	Otteson Decl.	Declaration of James C. Otteson in Support of Defendants' Opening Claim Construction Brief for the "Top Ten" Terms
18	Patriot	Defendant Patriot Scientific Corporation
19	Plaintiffs	Declaratory judgment plaintiffs Acer, Inc., Acer America Corporation, Barco, N.V., Gateway, Inc., HTC Corporation and HTC America, Inc.
20		
21	TPL	Defendant Technology Properties Limited; "TPL" is also used throughout this brief to refer to all three declaratory judgment defendants
22	Wolfe Depo.	Excerpts from the deposition of Andrew Wolfe, Ph.D., taken on November 12, 2010 (attached as Exhibit V to the Mar Declaration)
23		
24		
25		
26		
27		
28		

Introduction

Declaratory judgment defendants TPL, Patriot and Alliacense (collectively “TPL”) respectfully ask the Court to enter their proposed constructions of the “Top Ten” claim terms in dispute. As discussed below, TPL’s constructions most closely adhere to the intrinsic evidence and are supported by the applicable legal authorities that govern claim construction. By contrast, declaratory judgment Plaintiffs’ competing constructions improperly incorporate limitations from the specifications of the Asserted Patents. Plaintiffs also improperly seek to further interpret the correct constructions that Judge Ward previously applied to some of the terms at issue.¹

Factual Background

A. The Inventors – Charles Moore and Russell Fish – Revolutionized Microprocessor Technology With The Inventions Disclosed in the Asserted Patents.

Charles Moore and Russell Fish are the co-inventors of the pioneering patents at issue in this case: the ’890, ’749, ’148 and ’336 patents (Otteson Decl., Exhs. AA through DD, respectively). In 1988 and 1989, Moore and Fish designed a 32-bit microprocessor called “ShBoom,” which the IEEE identified as one of “The 25 Microchips that Shook the World.”² On August 3, 1989, the inventors filed a comprehensive patent application, from which seven patents, including the Asserted Patents, ultimately issued. Moore was inducted into the Computer Design Hall of Fame and received a Presidential commendation among other awards for his pioneering work in the computer industry. Over 90 global electronics firms (including Intel, Sony, HP and others) have now licensed the Moore patents from TPL, and the four Asserted Patents have withstood over *sixteen* reexaminations.

¹ If while reading the brief the Court detects the distinct scent of candy canes and tears, it is because the brief was completed on the last business day before Christmas. The accused infringers refused to allow a one business day extension of the filing date. While not an issue for the lawyers, it seemed quite unfair – even Grinch-like – to the legal staff for TPL’s counsel, who were compelled to work late into the evening to complete the filing.

² <http://spectrum.ieee.org/semiconductors/processors/25-microchips-that-shook-the-world/5>

1 TPL and Patriot have ownership interests in the Asserted Patents, hence their role in this
 2 case. TPL also develops microprocessors using the claimed technology, while Patriot markets and
 3 enables innovative proprietary technologies.

4 **B. The Patented Technology.**

5 The Asserted Patents share the same specification (with slight pagination differences). In
 6 their initial application, Moore and Fish provided elegant solutions to problems that had bedeviled
 7 the microprocessor industry for years. Their fundamental solutions are widely used today.

8 The four Asserted Patents have been the subject of at least 16 *ex parte* reexamination
 9 challenges before the U.S. Patent and Trademark Office (“PTO”), including three filed by Plaintiff
 10 HTC. The first ’336 patent reexamination certificate issued on December 15, 2009; the second
 11 reexamination certificate issued on November 3, 2010. Collectively, the ’336 patent was allowed
 12 over 607 prior art references that were cited in reexamination, including Judge Ward’s claim
 13 construction order from the earlier Texas litigation, and the associated briefing and evidence. *See*
 14 Mar Decl., Exh. H (Reexam. Cert. for ’336 patent). Similarly, the PTO recently issued
 15 reexamination certificates for: (i) the ’890 patent over 614 cited references (Otteson Decl., Exh.
 16 AA); (ii) the ’749 patent over 846 cited references (Otteson Decl., Exh. BB); and (iii) the ’148
 17 patent over 382 cited references (Otteson Decl., Exh. CC). To say that the claims of the Asserted
 18 Patents have been closely scrutinized by the PTO would be a vast understatement.

19 **1. The ’336 patent.**

20 Microprocessors are complex machines with millions of individual parts whose operation
 21 requires coordination – both internally and with external components – for the chip to function
 22 properly. This coordination is enabled by clock signals. The ’336 patent, entitled “High
 23 Performance Microprocessor Having Variable Speed System Clock,” teaches the use of two
 24 independent clocks in a microprocessor system: (1) an on-chip first clock to time the CPU; and (2)
 25 a second independent clock to time the input/output (I/O) interface. This innovation was widely
 26 adopted by the industry and became fundamental to the increased speed and efficiency of modern
 27 microprocessors. Decoupling the system clock from the I/O clock allowed the clocks to run
 28 independently (or “asynchronously”), which permitted the CPU to run faster when needed.

1 **2. The '148 patent.**

2 The '148 patent, also entitled "High Performance Microprocessor Having Variable Speed
3 System Clock," teaches a microprocessor that combines an on-chip first clock with the use of
4 more than 50% of the surface area of the integrated circuit for memory. This substantial increase
5 in on-chip memory supports faster microprocessors, and potentially less expensive systems.

6 **3. The '890 patent.**

7 The '890 patent, entitled "High Performance, Low Cost Microprocessor Architecture,"
8 teaches a dual stack architecture and the use of stack pointers that can reference memory in any
9 location to provide more architectural flexibility and faster access to data elements. A stack
10 architecture is sometimes analogized to a spring-loaded stack of plates of the kind used in a
11 restaurant. The last plate placed (or "pushed") on the top of the stack is the first plate removed (or
12 "popped") off the stack when needed. Like plates, data elements can be "pushed" onto or
13 "popped" off the stack. However, by using a "stack pointer," the CPU does not need to be an
14 actual top-to-bottom "spring-loaded" stack. Instead, the stack pointer keeps track of where the
15 "top of stack" item is in a "virtual stack," so it can be accessed directly as if it were on the "top."

16 Combining this with other features, such as a memory controller and direct memory
17 access, the '890 patent allows the CPU to off-load memory transfer of data to achieve further
18 efficiencies and higher performance.

19 **4. The '749 patent.**

20 Microprocessor instructions are usually stored in a memory that is slower than the CPU.
21 The '749 patent, entitled "High Performance, Low Cost Microprocessor Architecture," teaches a
22 processor that fetches multiple instructions at a time, and then supplies them to the CPU's
23 instruction register in parallel during the same memory cycle they are fetched. Since memory is
24 generally slower than the CPU, being able to fetch and supply more than one instruction at a time
25 increases the amount of instructions the CPU can receive in a given time, and thus increases
26 instruction bandwidth.

the scope of the claims.” *Vitronics*, 90 F.3d at 1582. Finally, if the proper interpretation of the claim is not clear from the intrinsic record, the court may rely on extrinsic evidence, which “is that evidence which is external to the patent and file history, such as expert testimony, inventor testimony, dictionaries, and technical treatises and articles.” *Vitronics*, 90 F.3d at 1584. The Federal Circuit has emphasized: “Extrinsic evidence . . . such as expert testimony . . . may also be considered when appropriate as an inherent part of the process of claim construction and as an aid in arriving at the proper construction of the claim, but may not be used to vary or contradict the otherwise unambiguous meaning of the claim.” *Desper Prods., Inc. v. QSound Labs, Inc.*, 157 F.3d 1325, 1333 (Fed Cir. 1998).

B. The Doctrine of “Disavowal,” which Plaintiffs Misapply.

Plaintiffs rely on the doctrine “disavowal” for several of their proposed constructions. The “disavowal” doctrine is a rule of claim construction that is frequently invoked but rarely applicable. First, the doctrine only applies where the disavowal is “clear and unmistakable.” *See Cordis Corp. v. Medtronic Ave, Inc.*, 511 F.3d 1157, 1177 (Fed Cir. 2008) (“alleged disavowing actions or statements made during prosecution [must] be both clear and unmistakable”). Second – and very important here – the alleged disavowal must be made by the *patentee*, not the *examiner*. *Salazar v. Procter & Gamble Co.*, 414 F.3d 1342, 1347 (Fed. Cir. 2005) (“[U]nilateral statements by an examiner do not give rise to a clear disavowal of claim scope by an applicant,” as “the applicant has disavowed nothing.”); *Univ. of Pittsburgh of Commonwealth System of Higher Educ. v. Hedrick*, 573 F.3d 1290, 1296-97 (Fed. Cir. 2009) (“A wide chasm exists between the weak inference from the [interview] summary . . . and a clear and unmistakable disavowal as required to limit a claim term.”)

C. It Is Improper to Import Limitations from the Specification Into the Claims.

While claim limitations must be construed in light of the specification and prosecution history, it is improper to import limitations into the claims where such limitations are not present in the language of the claim itself. *Phillips*, 415 F.3d at 1323. A difference exists between construing a term appearing in a claim versus adding a limitation that does not appear in the claim in the first instance. The former is permissible, while the latter is not. *See, e.g.*,

Interactive Gift Express, Inc. v. Compuserve, Inc., 256 F.3d 1323, 1331 (Fed. Cir. 2001) (“in looking to the specification to construe claim terms, care must be taken to avoid reading ‘limitations appearing in the specification . . . into [the] claims’”) (citations omitted); *Burke, Inc. v. Bruno Indep. Living Aids, Inc.*, 183 F.3d 1334, 1340 (Fed. Cir. 1999) (“Consistent with the principle that the patented invention is defined by the claims, we have often held that limitations cannot be read into the claims from the specification or the prosecution history”).

Although the specification may indicate that certain embodiments are preferred, references to preferred embodiments are not claim limitations. *Teleflex, Inc. v. Ficosa N. Am. Corp.*, 299 F.3d 1313, 1327 (Fed. Cir. 2002) (“the number of embodiments disclosed in the specification is not determinative of the meaning of disputed claim terms”).

II. TPL’S CONSTRUCTION OF THE “TOP TEN” DISPUTED TERMS IS CONSISTENT WITH THE INTRINSIC EVIDENCE AND THE UNDERSTANDING OF ONE OF ORDINARY SKILL IN THE ART.

The parties dispute the proper construction of multiple claim terms from the Asserted Patents. In nearly every instance, the dispute centers on Plaintiffs’ attempts to import limitations into a claim that would either limit the claim to a preferred embodiment or exclude a preferred embodiment. The Court has ordered that only 10 terms be construed; those 10 disputed terms, their proposed constructions, and their support, are specified in the parties’ JCCS and related Exhibits B-D (Acer Dkt. 307, 305). Those terms were also previously discussed in Defendants’ Opening Claim Construction Brief and subsequent response brief (Acer Dkt. 221, 227).

A. The Proper Construction of “Multiple Sequential Instructions” (’749 Patent).

The parties dispute the meaning of “multiple sequential instructions,” found in claims 1, 9, 43, 44, 45, 47, and 59 of the ’749 patent. The parties’ competing constructions are as follows; differences are noted in bold and strike-through:

Disputed Term	Plaintiffs’ Proposed Construction	TPL’s Proposed Construction
multiple sequential instructions	Two or more instructions in program sequence, in which any operand that is present must be right-justified in the instruction register	Two or more instructions in a program sequence

One aspect of the invention concerns avoiding the so-called “Von Neumann bottleneck,” which relates to a practical barrier in the speed of providing program instructions from memory to the CPU. One approach to surmounting the bottleneck is to fetch multiple instructions from memory during a single memory cycle, as opposed to a single instruction during each memory cycle. In one embodiment, the ’749 patent teaches the fetching of four instructions per memory cycle, where each instruction is in 8-bit format. Thus, a microprocessor with a 32-bit instruction register that processes 8-bit instructions four at a time could run four times faster. *See, e.g.*, ’749 patent, 5:54-58, 7:12-18. When viewed in this context, the phrase “multiple sequential instructions” is straightforward, requiring little to no construction beyond its ordinary meaning, as TPL proposes. Rather than accept the plain and ordinary meaning of the phrase, Plaintiffs seek to add the extraneous limitation “in which any operand that is present must be right-justified in the instruction register.” JCCS Row 7.

TPL’s construction follows the guidance of *Phillips*, 415 F.3d at 1312, where the words used in a claim are generally given their ordinary and customary meaning. Here, “multiple” means “two or more,” and “sequential instructions” means “instructions in a program sequence.” Plaintiffs’ proposal goes beyond the claimed sequential instructions in an attempt to sweep in instruction registers themselves, and operands within those registers. This approach conflicts with the controlling guidance of *Phillips* and should be rejected.

Plaintiffs’ misplaced justification for narrowing the claim phrase follows from Judge Ward’s previous construction of a different patent (the ’584 patent); specifically, the term “instruction groups” and how those groups are arranged in an “instruction register.”³ The ’584 patent is a divisional patent of the ’749 patent, meaning the ’584 patent carves out separate subject matter from its parent, the ’749 patent. The “instruction groups” claim term in the ’584

³ Plaintiffs’ look to Judge Ward’s claim construction of “instruction groups” from the ’584 patent to construe “instruction register” in the ’749 patent, ignoring that the parties in that case stipulated to a separate construction of “instruction register” that did not require operands to be right-justified: “[i]nstruction register means a hardware element that receives and holds an instruction group as it is extracted from memory; the register either contains or is connected to circuits that interpret the instructions in the group.” Ward 8, Mar Decl., Exh. A.

1 patent refer to how instructions and data are organized in memory; the '749 patent claims how
 2 multiple sequential instructions are supplied to the CPU in a single memory cycle. Plaintiffs
 3 ignore the significant distinctions between the claims of the two patents, as they must, because it
 4 is the *claims* of a patent that define the scope of the invention.

5 Unlike the '584 patent, the '749 patent claims "multiple sequential instructions". The
 6 claimed multiple sequential instructions are not the same as the '584 patent's "instruction
 7 groups" for at least the simple reason there is no limitation in the '749 claims requiring an
 8 operand as is the case in, for example, claim 29 of the '584 patent. Moreover, there is no
 9 limitation in the claims of the '749 patent that even implicitly require such hypothetically present
 10 operands be right justified because, in contrast to claim 29 of the '584 patent, there is no that
 11 requirement any operand be located at a "predetermined position." Thus, Judge Ward's
 12 construction of "instruction groups," with its limitation on operands in the context of a claim
 13 directed to "certain instructions," is inapplicable here.

14 For the foregoing reasons, TPL's proposed construction should be adopted.

15 **B. The Proper Construction of "Separate Direct Memory Access Central**
 16 **Processing Unit" ('890 Patent).**

17 The parties dispute the proper construction of the term "separate direct memory access
 18 central processing unit," as follows:

20 Disputed Term	Plaintiffs' Proposed Construction	TPL's Proposed Construction
21 separate direct memory 22 access central processing 23 unit	a separate CPU that fetches and executes instructions for performing direct memory access without using the main CPU	electrical circuit for reading and writing to memory that is separate from a main CPU

24
 25 A straightforward reading of claim 1 of the '890 patent provides for: (i) a main central
 26 processing unit (or main CPU); and (ii) a direct memory access central processing unit (or DMA
 27 CPU) that is separate from the main CPU:

28 A microprocessor, which comprises a main central processing unit and a separate direct
 memory access central processing unit in a single integrated circuit comprising said

1 microprocessor, . . . said direct memory access central processing unit providing inputs to
2 said memory controller . . .

3 '890 patent, 32:44-47 (Mar Decl., Exh. K). The plain meaning of the claim language is confirmed
4 by the '890 specification, which describes and illustrates a main CPU and a separate DMA CPU in
5 a single integrated circuit making up a microprocessor. '890 patent, 6:17-20. The parties agree
6 that "CPU" means "an electronic circuit on an integrated circuit that controls the interpretation and
7 execution of programmed instructions." (JCCS Ex. A, No. 7 Dkt. 305).

8 Given the foregoing, construction of the term should be straightforward based on ordinary
9 meaning of the claimed structure, and TPL's proposed construction captures the essence of such
10 ordinary meaning. Plaintiffs, on the other hand, do not offer a structural definition of the claimed
11 term. Instead, they restate the term with extraneous functional limitations that are not supported
12 by the specification, in particular, prohibiting *any* operation of the DMA with assistance, no
13 matter how minor, of the main CPU. Yet the claim language includes no such prohibition, nor is
14 there support for such limitation in the specification. In contrast, TPL's construction is correct
15 because it describes the "DMA CPU" as properly distinct ("separate") from the main CPU, in
16 keeping with the claim structure, and defines the DMA CPU in accordance with the specification,
17 as an "electrical circuit for reading and writing to memory."

18 The specification includes at least two preferred embodiments of the DMA CPU. The first
19 is shown in Figure 2, where the microprocessor 50 has a separate DMA CPU 72 with "the ability
20 to fetch and execute instructions." '749 patent, 8:22-23; Mar Decl., Exh. M. "[A] second
21 embodiment of a microprocessor in accordance with the invention," shown in Figure 9, discloses a
22 DRAM die with on-chip memory and a "DMA CPU" 314. *Id.*, 4:61-62. Here, "the DMA
23 processor 72 of the microprocessor 50 has been replaced with a more traditional DMA controller."
24 *Id.*, 12:63-65 (emphasis added). This "more traditional DMA controller" is one that functions
25 more as a traditional state machine, without the ability to fetch its own instructions that
26 characterizes a CPU. *See, e.g., id.*, 1:55-58, Background of the Invention (DMA controllers in
27 conventional microprocessors "can provide routine handling of DMA requests and responses, but
28 some processing by the main central processing unit (CPU) of the microprocessor is required.").

The specification discloses at least two embodiments of a DMA CPU, while Plaintiffs' construction would exclude the "traditional" "DMA CPU 314" of Figure 9.

Plaintiffs attempt to narrow the ordinary meaning of DMA by limiting it to "performing direct memory access without using the main CPU" is incorrect, as such would exclude a preferred embodiment. Indeed, even Plaintiffs' expert, Dr. Wolfe, testified that the main CPU can initiate memory transfers.⁴ As this falls within the realm of "direct memory access related operations," even Plaintiffs' expert appears to disagree with Plaintiffs' proposal. TPL's construction properly captures the breadth of this term.

C. The Proper Construction of "Instruction Register" ('890 and '749 Patents).

The parties dispute the proper construction of the term "instruction register" found in the '749 and '890 patents. Here, just as with "multiple sequential instructions," Plaintiffs improperly insert the extraneous phrase "in which any operand that is present must be right-justified in the register."

Disputed Term	Plaintiffs' Proposed Construction	TPL's Proposed Construction
instruction register	register that receives and holds one or more instructions for supplying to circuits that interpret the instructions, in which any operand that is present must be right-justified in the register	register that receives and holds one or more instructions for supplying to circuits that interpret the instructions

This term is found in claim 1 of the '890 patent and claim 1, 47, and 59 of the '749 patent. As with the term "multiple sequential instructions," the term "instruction register" has a common meaning that can be understood from the phrase itself. As described by the '749 patent, an instruction register merely receives instructions – *e.g.*, in a preferred embodiment, the register receives four 8-bit instruction words on a 32-bit internal data bus. '749 patent, col. 7:36-41.


⁴ "Q. [Can the main CPU in the '890 patent] [i]nitiate a transfer or request for data from memory?"

"A. Well, it certainly can request a single element of data from memory, that's one of its capabilities, yeah." Wolfe Depo. 167:19-168:10 (Mar Decl., Exh. V).

The parties agree on the first portion of the construction: “register that receives and holds one or more instructions for supplying to circuits that interpret the instructions”. This is not surprising in that the definition comports precisely with the specification and the ordinary meaning of the term. But as explained with reference to the term “multiple sequential instructions,” Plaintiffs improperly seek to narrow this plain and ordinary construction through importation of the same wholly extraneous limitation from Judge Ward’s construction of the ’584 patent discussed above – “**in which any operand that is present must be right-justified in the register.**” For the reasons previously discussed, the Court should adopt TPL’s proposed construction.

D. The Proper Construction of “Operates Asynchronously To” (’336 Patent).

The term “operates asynchronously to” is found in claims 11, 13 and 16 of the ’336 patent. The specification section entitled “ASYNCHRONOUS / SYNCHRONOUS CPU” explains that “[m]ost microprocessors derive all system timing from a single clock.” ’336 17:12-13. The section goes on to describe “a dual clock scheme as shown in FIG. 17, with the CPU 70 operating asynchronously to I/O interface.” The asynchronous operation of the CPU and I/O interface is due to the fact that the two devices are timed by two independent clock signals, as shown in FIG.17 (at right).



For example, Claim 11 of the ’336 patent recites:

an entire ring oscillator variable speed system clock ... connected to said [CPU] and a second clock *independent* of said ring oscillator variable speed system clock connected to said input/output interface, *wherein* said central processing unit *operates asynchronously to* said input/output interface.

The “wherein” clause of Claim 11 describes the result of timing the CPU and I/O by independent clocks. By employing independent clocks, the CPU is not limited or capped by the I/O clock, enabling faster performance. ’336 patent 17:32-34 (“By decoupling the variable speed

of the CPU 70 from the fixed speed of the I/O interface 432, optimum performance can be achieved by each.”) This does not mean there is *no* timing relationship.

The parties’ competing constructions are as follows:

Disputed Term	Plaintiffs’ Proposed Construction	TPL’s Proposed Construction
operates asynchronously to	operates without a timing relationship to/with	timed by independent clock signals

The applicants introduced “asynchronously” during prosecution “to clarify the meaning of ‘independent’ as recited in the claims.” ’336 Reexam Hist. (Mar Decl., Exh. G at TPL0549470-71). The Examiner had focused on the Kato reference that purported to show two clocks. Mar Decl., Exh. F at TPL0553772. The applicant explained that the claims referred to two “independent” clocks, and not a second clock derived from a first as in Kato. *Id.* In support of this explanation, the applicant cited a textbook that defined “an asynchronous system” as “one containing two or more independent clock signals.” *Id.* at TPL0553776:

respect to clocks. Submitted herewith as Exhibit A is a passage from a contemporaneous text book entitled “*Computation Structures*,” by Stephen A. Ward and Robert H. Halstead, Jr. published by MIT Press (Library of Congress call number TK7888.4.W37, 1989), and is provided as an example of extrinsic evidence of the ordinary and customary meaning of “independent” as would be understood by one of ordinary skill in the art at the time:

An asynchronous system is one containing two or more independent clock signals.
So long as each clock drives independent logic circuitry, such a system is effectively a collection of independent synchronous systems. The logical combination of signals derived from independent clocks, however, poses difficulty because of the unpredictability of their phase relationship. In this section we briefly explore this problem and discuss its consequences.
(emphasis in the original)

Page 93.

Thus, the applicant acted as his own lexicographer – albeit by providing the PTO with a standard definition – and recited essentially the same construction that Defendants propose now.⁵

⁵ Plaintiffs’ expert Dr. Wolfe agrees that asynchronous and independent “mean[] pretty much the same thing.” Wolfe Depo., 134:8-11 (Mar Decl. Exh. V).

In view of this evidence, “timed by independent clock signals” properly captures the meaning of “operates asynchronously to” in the claims of the ’336 patent.⁶

There is no specification support for Plaintiffs’ proposed requirement that the CPU “operates without a timing relationship to/with” the input/output interface, and indeed Plaintiffs cite none. That is because all clocks have *some* timing relationship to one another due to their periodic nature. For example, in a two-clock system, one clock will run X times faster than the other clock, thereby having a “timing relationship,” whether intentional or not. Thus, Plaintiffs’ proposed construction would exclude not just the preferred embodiment but *all* embodiments, and must be rejected.

E. The Proper Construction of “Supply the Multiple Sequential Instructions to Said Central Processing Unit Integrated Circuit During a Single Memory Cycle” (’749 Patent).

This term is found in claim 1 of the ’749 patent. Plaintiffs’ proposed construction differs from TPL’s in that Plaintiffs improperly seek to add extraneous limitations.

Disputed Term	Plaintiffs’ Proposed Construction	TPL’s Proposed Construction
supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle	provide the multiple sequential instructions in parallel (as opposed to one-by-one) to said central processing unit integrated circuit during a single memory cycle without using a prefetch buffer or a one-instruction-wide buffer that supplies one instruction at a time	provide the multiple sequential instructions in parallel to said central processing unit integrated circuit during a single memory cycle

The phrase under construction is again straightforward based on its plain language: “supply the multiple sequential instructions to said central processing unit integrated circuit during a single memory cycle.” To put the phrase in context, once the multiple sequential instructions have been fetched, the instructions are supplied to the central processing unit, where both the fetch and supply occur during a single memory cycle. The fact that the parties agree on

⁶ See also, ’336 Reexam. Hist. (Mar Decl., Exh. F at TPL0553771-785; Exh. G at TPL0549461-462, TPL0549464, TPL0549467-473; Exh. H at TPL0548763 (’336 Reexam. Cert., col. 1 (replacing col. 17, ll. 12-37)).

1 the use of the words “in parallel” follows from a companion limitation that provides the multiple
2 sequential instructions are fetched in parallel.

3 Once again, however, Plaintiffs improperly seek to narrow the claim by importing
4 extraneous limitations into the plain language, particularly with respect to the phrase “**without**
5 **using a prefetch buffer or a one-instruction-wide instruction buffer that supplies one**
6 **instruction at a time.**” Neither the claim nor the specifications supports Plaintiffs’ attempt to
7 exclude prefetch or one-instruction-wide buffers. Importantly, the specification does not exclude
8 systems with prefetch buffers or one-instruction-wide buffers, and none of Plaintiffs’ intrinsic
9 evidence cited in the JCCS suggests that it does. Rather, the patent merely teaches preferred
10 embodiments with the ability to fetch and supply multiple instructions in parallel in a single
11 cycle without using an intervening prefetch buffer.

12 This observation is further supported by the prosecution history. During reexamination,
13 the inventors overcame a rejection for anticipation based on the Transputer references: Edwards
14 and May. While the Transputer references disclosed fetching instructions into a prefetch buffer,
15 the instructions were not supplied to the instruction register until a second memory cycle, thus
16 distinguishing the references from the ’749 patent. The inventors traversed the rejection by
17 noting that “[f]etching multiple instructions into a prefetch buffer and then supplying them one at
18 a time is not sufficient to meet the claim limitation – the supplying of ‘multiple sequential
19 instructions to a CPU during a single memory cycle.’” ’749 Reexam. Hist. (Mar Decl., Exh. Q at
20 TPL0554266). The traverse does not mean that using a prefetch buffer to fetch multiple
21 instructions is not within the claim scope; the key is having the capability to fetch and supply
22 multiple sequential instructions in a single memory cycle. While the Transputer references
23 disclose a memory controller that fetches multiple instructions, it supplies them only one at a
24 time, and therefore does not meet the claim limitation.⁷

26 ⁷ May discloses parallel register banks, but because it has only one instruction
27 buffer that holds only one instruction, all instructions must pass through that single buffer, and
28 only one instruction at a time is supplied to the CPU. ’749 Reexam. Hist. (Mar Decl., Exh. R at
TPL-VO007138).

The language of amended claim 1, which emerged from reexamination on June 7, 2011 confirms this point. The amended claim makes clear that the claimed means to fetch multiple sequential instructions from memory in parallel and supply them during a single memory cycle merely involves “supplying the multiple sequential instructions in parallel to said instruction register during the same memory cycle in which the multiple sequential instructions are fetched.” ’749 Reexam Hist. 1/25/11 Amendment (Mar Decl., Exh. B), at 2. The PTO did not require limiting language about prefetch or one-instruction-wide buffers. Plaintiffs’ attempt to improperly narrow the claim should be rejected.

F. The Proper Construction of “Clocking Said Central Processing Unit” (’336 Patent).

The parties dispute the proper construction of the term “clocking said central processing unit.” The term appears in the ’336 patent claims to explain that the on-chip clock provides the timing for the CPU.

Plaintiffs seek to add limitations indicated in bold below:

Disputed Term	Plaintiffs’ Proposed Construction	TPL’s Proposed Construction
clocking said central processing unit	timing the operation of the CPU such that it will always execute at the maximum frequency possible, but never too fast	timing the operation of the CPU

The complete claim phrase that this term appears in is:

“an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator **clocking said central processing unit.**”

Judge Ward construed a different portion of this phrase, but that construction is highly relevant. Judge Ward construed the portion that reads “said oscillator clocking” or “oscillator ... clocking” as “**an oscillator that generates the signal(s) used for timing the operation of the CPU.**” Ward Order at 13 (Mar Decl., Exh. A). The parties here have agreed to that construction. *See* Acer Dkt. 305, Exh. A, Agreed Construction No. 19 (excerpted on the following page):


19.	oscillator . . . clocking [Claims 1, 6, 10]	an oscillator that generates the signal(s) used for timing the operation of the CPU	an oscillator that generates the signal(s) used for timing the operation of the CPU
-----	--	---	---

TPL's proposed construction matches the latter half of Judge Ward's construction, because TPL is only construing the latter half of the phrase so that it is consistent with Agreed Construction No. 19. Plaintiffs' own expert agrees. Wolfe Dep. 135:20-24 (Mar Decl. Exh. V) ("general ordinary meaning would have been providing an oscillating signal that can be used as a timing reference for the circuits in the central processing unit, basically providing a clock").

Plaintiffs want to add an additional limitation: "such that it will execute at the maximum frequency possible but never too fast." This is language taken from the '336 at 16:59-17:2, wherein the patentee is generally describing an advantage of the preferred embodiment. However, it is improper to import limitations from the specification into the claims. *Phillips*, 415 F.3d at 1323.

G. The Proper Construction of "Ring Oscillator" ('148, '336, '890, '749 Patents).

The patents teach that a ring oscillator is a way to implement an on-chip clock. *See e.g.*, FIG. 17 (excerpt below).



The term "ring oscillator" is found in claims 1, 9, 11, and 15 of the '336 patent, in claim 7 of the '890 patent, and in claims 4 and 11 of the '148 patent. Judge Ward construed ring oscillator

in the manner TPL proposes: “An oscillator having a multiple, odd number of inversions arranged in a loop.” Ward Order at 11 (Mar Decl., Exh. A). Plaintiffs agree with that portion of the construction, but seek to add two additional limitations, as shown in bold below:


Disputed Term	Plaintiffs’ Proposed Construction	TPL’s Proposed Construction
ring oscillator	an oscillator having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is: (1) noncontrollable; and (2) variable based on the temperature, voltage, and process parameters in the environment	an oscillator having a multiple, odd number of inversions arranged in a loop

The additional limitations proposed by Plaintiffs are taken from the examiner’s summary of an interview during the reexamination of the ’148 patent. In the interview summary describing the “general nature” of what was discussed, the examiner stated that the applicant discussed these features of a ring oscillator, and argued that they overcame a reference by Talbot. Otteson Decl., Exh. X. The complete examiner summary – which the Plaintiffs incorrectly argue to be a “disavowal” – is shown below.

Continuation of Description of the general nature of what was agreed to if an agreement was reached, or any other comments:

Discussed differences in the prior art and the claimed invention. Particularly, the patent owner argued that the references failed to teach of the limitation requiring “said memory further occupying a majority of the total area of said single substrate”. The patent owner further pointed out that the reference of May, noted above, describes that the memory can be the largest and densest component on the chip, but this is different than being the “majority of the total area”,

Continuing, the patent owner further argued that the reference of Talbot does not teach of a “ring oscillator”. The patent owner discussed features of a ring oscillator, such as being non-controllable, and being variable based on the environment. The patent owner argued that these features distinguish over what Talbot teaches. The examiner will reconsider the current rejection based on a forthcoming response, which will include arguments similar to what was discussed.



Joseph R. Pokrzywa
Primary Examiner
Central Reexamination Unit 3992

Whatever the examiner might have meant by this language, it is far more important to understand what occurred next. As the examiner noted, the February 12, 2008 interview

1 included a discussion of the Talbot reference. The examiner and the patent owner agreed that
 2 “[t]he examiner will reconsider the current rejection [premised on Talbot] based on a
 3 forthcoming response, which will include arguments similar to what was discussed.” Within
 4 eight days of the interview (dated February 21, 2008, but filed February 26, 2008) TPL
 5 submitted the promised written response. Otteson Decl., Ex. Y. This written response explained
 6 in detail why Talbot was distinguishable, and importantly *did not* make the arguments that
 7 Plaintiffs seek to insert into the claim construction here.

8 Even more importantly, in an action dated June 25, 2008, the examiner expressly
 9 accepted the arguments contained in the written response, never mentioning the interview.
 10 Specifically, the examiner stated “Patent Owner’s arguments, filed 2/26/08 with respect to the
 11 rejections [based on Talbot] have been fully considered and are persuasive. Therefore, the
 12 rejection ... has been withdrawn.” Otteson Decl., Ex. Z. Thus, the examiner expressly relied on
 13 the patent owner’s written arguments to overcome Talbot, and ***not*** the interview.

14 Moreover, Plaintiffs’ proposed limitation of “variable based on the temperature, voltage,
 15 and process parameters in the environment” and “non-controllable” are contradictory, because
 16 temperature, voltage and process are all controllable to one degree or another, and therefore the
 17 oscillator is controllable via these parameters. According to the ’336 specification, “the ring
 18 oscillator frequency is determined by the parameters of temperature, voltage, and process.” *Id.*,
 19 16:59-60. It makes no sense that the oscillator frequency can be “determined by” temperature,
 20 voltage and process,” while simultaneously being uncontrollable. Indeed, claim 13 of the ’336
 21 patent calls for “clocking said central processing unit at a clock rate,” which would be impossible
 22 if the oscillator were uncontrollable. For all of these reasons, Plaintiffs proposal should be
 23 rejected.

24 **H. The Proper Construction of “Providing an Entire Variable Speed Clock**
 25 **Disposed Upon Said Integrated Circuit Substrate” (’336 Patent).**

26 The issue here is the degree of independence between the external reference signal and the
 27 on-chip clock. Judge Ward construed this term in a manner that excludes systems where the on-
 28 chip clock directly relies on a command input control signal or external crystal/clock to generate a

clock signal. Plaintiffs seek to further construe Judge Ward's construction to add the additional limitations indicated in bold and strike-out:

Disputed Term	Plaintiffs' Proposed Construction	TPL's Proposed Construction
providing an entire variable speed clock disposed upon said integrated circuit substrate	providing a variable speed clock that is located entirely on the same semiconductor substrate as the CPU and does not directly rely on a command input control signal or an external crystal/clock generator to generate a clock signal, wherein the variable speed clock is: (1) noncontrollable; and (2) variable based on the temperature, voltage, and process parameters in the environment	providing a variable speed system clock that is located entirely on the same semiconductor substrate as the CPU and does not directly rely on a command input control signal or an external crystal/clock generator to generate a clock signal

First, Plaintiffs seek to apply their "examiner disclaimer" theory from "ring oscillator" (Section II. G, above) to the term "variable speed" clock, even though the terms are different and "variable speed clock" was not at issue in the '148 patent reexamination. The reasons Plaintiffs' "examiner disclaimer" theory fails with respect to "ring oscillator" apply with even greater force here. One cannot infer a "clear and unmistakable disavowal" from an examiner's comment concerning a different term in a different patent.

Next, Plaintiffs seek to narrow Judge Ward's construction by broadening the exclusions. The Texas defendants argued that the patentee disclaimed *any* use by the on-chip oscillator of an external reference signal. Ward Order at 11 (Mar Decl. Exh. A). Judge Ward rejected that argument, and declined to exclude any use of an external clock as a reference signal. Instead, Judge Ward determined that any disclaimer was limited to an on-chip ring oscillator that "directly relied on a command input control signal or an external crystal/clock generator *to generate a clock signal.*" *Id.* at 12 (emphasis added). Judge Ward thus construed the term to mean "a ring oscillator variable speed system clock that is located entirely on the same semiconductor substrate as the CPU **and does not directly rely on a command input control**

1 **signal or an external crystal/clock generator to generate a clock signal”** - the same
 2 construction Defendants now propose. Ward Order, p. 12 (Mar Decl. Exh. A) (emphasis added).

3 Plaintiffs’ attempt to broaden the disclaimer by modifying Judge Ward’s construction
 4 should be rejected.

5 **I. The Proper Construction of “Push Down Stack Connected to Said ALU”**
 6 **(’749 Patent).**

7 The parties dispute the proper construction of the term “push down stack connected to said
 8 arithmetic logic unit [(“ALU”).”

9 Disputed Term	Plaintiffs’ Proposed Construction	TPL’s Proposed Construction
10 push down stack connected 11 to said ALU	12 a push down stack comprising 13 a top item register and a next 14 item register, both directly coupled to the ALU such that the source and destination addresses are not used	data storage elements organized to provide last-in first-out access to items connected to convey signals to a digital circuit that performs both arithmetic and logical operations.

15 Construction of this phrase requires focus on the meaning of “push down stack” and the
 16 manner in which the stack is “connected to” the claimed ALU. The parties agree on the meaning
 17 of “ALU” – “a digital circuit that performs arithmetic and logical operations.” The parties also
 18 partially agree that a “push down stack” – also referred to as a “stack” – consists of data storage
 19 elements organized to provide last-in, first-out (“LIFO”) access to items. *See, e.g.*, ’890 Reexam
 20 Hist. (Mar Decl., Exh. L at TPL-VO004406) (“stack is sometimes referred to as a last-in-first-out
 21 or LIFO data structure”); *see also*, The Computer Glossary, 651 (Mar Decl., Exh. S). This last-in-
 22 first-out property is also expressed in terms of “pushing” and “popping.” “The last item, or
 23 address, placed (pushed) onto the stack is the first item removed (popped) from the stack.” *Id.*
 24 The disagreement arises through Plaintiffs’ improper attempt to add the extraneous limitations
 25 “directly coupled” (rather than simply “connected to”) and “such that source and destination
 26 addresses are not used.” These extraneous limitations are not required or supported by the claim
 27 language or the specification, and should, thus, be rejected.

1 The patents disclose a variety of stacks that provide data to an ALU. *See, e.g.*, Figures 2,
 2 13 and 21. Figures 2 and 13 both illustrate connections to an ALU. Figure 2 illustrates
 3 dedicated registers that provide inputs to the ALU. Figure 13, on the other hand, does not
 4 illustrate dedicated registers. Rather, the stack elements themselves are connected to the ALU as
 5 indicated by the stack pointer. Plaintiffs' construction improperly seeks to limit the construction
 6 of "push down stack" to the embodiment illustrated in Figure 2. The claim language does not,
 7 however, so limit the connection of the stack to the ALU through dedicated registers. In other
 8 words, a "direct coupling" is not required.

9 Furthermore, none of the embodiments discuss how pieces of data are physically
 10 arranged or physically propagate from element-to-element either within the stack or to the ALU
 11 upon a push or a pop. To the contrary, some use embodiments general purpose memory such as
 12 RAM to store data items. *See, e.g.*, Figure 21. Most, if not all, embodiments use stack pointers
 13 to track the contents of and operate the stacks. As discussed, Figure 2 discloses a push down
 14 stack (74) connected to separate top and next item registers (76 and 78). However, Figure 13
 15 shows a stack that does not have separate physical top and next registers. Rather it has a stack
 16 pointer that designates which of many randomly accessed elements is top or next. Which of the
 17 randomly accessed elements is top, or which is next, is determined by the stack pointer. Further,
 18 having stack pointers "point to" a randomly accessed data storage element would be unnecessary
 19 if the data were always physically stacked in a single location and propagated from element-to-
 20 element as Plaintiffs propose in their definition of "push down stack."

21 Figure 21 drives this point home, showing a novel triple cache stack architecture utilizing
 22 on-chip and off-chip memory including RAM to store stack elements, which are addressed by
 23 stack pointers. *Id.*, 19:6-43. RAM is, by definition, "random access memory." Such memory
 24 does not "propagate" stack items in any physical way through RAM. The elements of this stack
 25 are organized by the microprocessor using multiple stack pointers.⁸ *Id.*, 19:20-23; 35-38.

27 ⁸ *See* The Computer Dictionary (stack pointer: "A register that contains the current
 28 address of the top element of the stack"). Mar Decl., Exh. T.

1 The output destination of the Figure 21 embodiment is not stated. Implicitly, it could be
 2 either that of Figure 2 or that of Figure 13, one utilizing dedicated registers or one that does not.
 3 In the case of Figure 13, Figure 21 suggests any random access element may be connected to the
 4 ALU, including the on chip latches illustrated in Figure 21 that receive data from off chip
 5 memory, as illustrated.

6 In sum, the preferred embodiments include instances of direct and indirect coupling
 7 between the push down stack and ALU. Further, these embodiments include the use of source and
 8 destination registers in providing data from the stack to the ALU. Plaintiffs' claim construction
 9 would read out these embodiments, particularly those illustrated by Figures 13 and 21. Plaintiffs'
 10 construction is, therefore, improper. *Chimie v. PPG Indus., Inc.*, 402 F.3d 1371, 1377 (Fed. Cir.
 11 2005) (reading out preferred embodiment "would rarely if ever be correct.").

12 **J. The Proper Construction of "As a Function of Parameter Variation" ('336**
 13 **Patent).**

14 The parties dispute the proper construction of the term "as a function of parameter
 15 variation." The specification for the '336 patent describes a problem with traditional CPU designs
 16 as follows:

17 Temperature, voltage, and process all affect transistor propagation delays. Traditional CPU
 18 designs are done so that with the worse (sic) case of the three parameters, the circuit will
 19 function at the rated clock speed. The results are (sic) designs that must be clocked a factor
 of two slower than their maximum theoretical performance, so they will operate properly
 in worse case conditions. ['336 patent at 16:47-54]

20 The '336 patent addresses this concern by placing the ring oscillator on the same silicon substrate
 21 as the CPU. '336 patent, 16:57-58. ("The clock is fabricated on the same silicon chip as the rest
 22 of the microprocessor 50.") That way, the ring oscillator and CPU will be similarly affected. *Id.*
 23 at 16:63-68 ("The ring oscillator 430 is useful as a system clock ... because its performance tracks
 24 the parameters which similarly affect all other transistors on the same silicon die.")

25 Defendants propose that the processing frequency and clock rate vary "based on a
 26 parameter variation." Plaintiffs seek to propose an additional deterministic relationship. The
 27 disagreement is shown below:
 28

Disputed Term	Plaintiffs' Proposed Construction	TPL's Proposed Construction
as a function of parameter variation	in a determined functional relationship with parameter variation	based on parameter variation

As always, it is important to understand the context in which this term arises. The complete limitation of claim 6 of the '336 patent that contains this term recites:

an entire oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and being constructed of a second plurality of electronic devices, thus varying the processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of electronic devices in the same way *as a function of parameter variation* in one or more fabrication or operational parameters associated with said integrated circuit substrate, thereby enabling said processing frequency to track said clock rate in response to said parameter variation;

'336 Reexam Cert., 2:22-28 (Mar Decl., Exh. H) (emphasis added). The first thing to note is that the term in question is preceded by the word "thus ..." so the term is describing the *result* of placing the entire oscillator on the same integrated circuit substrate. Read in context, the term simply means that as fabrication OR operational parameters vary – such as either voltage, temperature or process technology – the CPU frequency and oscillator clock will also vary. There is no requirement of a deterministic relationship.

Plaintiffs' proposed construction would require a "determined functional relationship." This construction suggests the existence of an algebraic function to predict the CPU frequency and clock rate, even though **no** such mathematical relationship is disclosed in the specification. Plaintiffs' construction is also confusing because: (a) it construes "function" by relying on the word "functional," which is circular and unhelpful; and (b) it uses the phrase "functional relationship," which the PTO used in a completely different sense during prosecution. *See e.g.*, '336 Pros. Hist. (Mar Decl., Exh. C at TPL0001903) (specifying "functional relationship" as "ring oscillator variable speed system clock is disposed to clock the central processing unit"). Plaintiffs' construction should be rejected.

Plaintiffs take an overly restrictive position by requiring that the parameter variation be "determined." Plaintiffs concede, however, that the specification describes no algebraic functions

1 relating temperature, voltage, and process. In fact, there is a degree of randomness with
 2 microprocessors (even the support used by Plaintiffs states “the frequency will be in the
 3 neighborhood of ...”). Indeed, over time permutations in the microscopic structure of the
 4 integrated circuit can cause performance changes. Furthermore, Plaintiffs do not dispute that
 5 their construction is confusing and contradicts the sense in which “functional relationship” was
 6 used in prosecution. For all of these reasons, TPL’s proposal should be adopted.

7 **Conclusion**

8 For the foregoing reasons, Defendants respectfully ask the Court to enter an order adopting
 9 TPL’s proposed claims constructions.

10
 11 Dated: December 23, 2011

Respectfully submitted,

12 AGILITY IP LAW, LLP

13
 14 By: /s/ James C. Otteson
 15 James C. Otteson

16 Attorneys for Defendants
 17 TECHNOLOGY PROPERTIES LIMITED
 18 and ALLIACENSE LIMITED

19 KIRBY NOONAN LANCE & HOGE

20 By: /s/ Charles T. Hoge
 21 Charles T. Hoge

22 Attorneys for Defendant
 23 PATRIOT SCIENTIFIC CORPORATION
 24
 25
 26
 27
 28